• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 834 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83848YB Ethernet phy power down mode

stephane bradfer
Prodigy 200 points

Other Parts Discussed in Thread: DP83848YB

I'm using the DP83848YB Ethernet phy .

Is not clear in the data sheet if the CLK_OUT (PIN#25)  clock output signal is available when the device is in power down mode  [PWR_DOWN/INT (PIN 7) is active low ] ?

What is the power down mode in details  ?