This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867IR: Register setting

Part Number: DP83867IR

Hi all

Would you mind if we ask DP83867IR?

Our customer uses DP83867IR with RGMII I/F.

<Question1>
On your Linux Driver for DP83867, does this driver correspond to following EVMs? 
-DP83867IRPAP-EVM 1000M/100M/10M Ethernet PHY Evaluation Module
-DP83867ERGZ RGMII 1000M/100M/10M Ethernet PHY Evaluation Module

<Question2>
Now, our customer could confirm that the wave form was OK with test mode.
And link up was also OK.
So, we recognize that hardware is OK(MAC, PHY, Pulsetrans and RJ45 connector.) 

Our customer uses following file(.c and .h) on the WEB.
<Files>
-drivers/net/phy/dp83867.c
-include/dt-bindings/net/ti-dp83867.h
When our customer use DP83867IR with this source code, there is no data between PHY and SOC.
So, if you have some advice to clarify the problem, could you let us know?
For examle, register setting.(Is it possible to use default setting,,,)

We need your help.

Kind regards,

Hirotaka Matsumoto

  • Hi Hirotaka-san,

    Those EVMs do not have processors on them so they are independent of the drivers.
    If you blue-wire the MDIO/MDC lines to a linux based processor than you will be able to use the driver with the EVM.

    So are they using the EVM with a processor and running test modes? I am confused about question #2.
    Can you send a block diagram of how you are using the EVM with the SoC?

    Kind regards,
    Ross
  • Ross san

    Thank you for your reply!

    We are sorry that our explanation makes you confuse.
    Our customer uses  their board using DP83867IR with RGMII interface.
    We would like to explain present circumstance with circuit drawing, however our customer's circuit includes confidential content.
    So, is it possible to send it by private mail address?
    My E-mail address is as follow;
    Email : matsumoto-h@clv.macnica.co.jp

    And then, on our customer's circuit, MDC connects to 2.2kohm pull-up with VDDIO.
    Does it cause of some failure?

    Kind regards,

    Hirotaka Matsumoto

  • Hi Hirotaka-san,

    I will send you an email.

    As for the MDC, this should not cause issue for us, but are you sure their processor needs this pull-up?

    Usually there is no pull on this pin.


    Kind regards,

    Ross