• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 33 subscribers
  • Views 487 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCI2060 questions and design support docs

xzhang45
Prodigy 140 points

1. There're a few places in the datasheet that mentions 1.8V core but there's no such pin. Is it a typo or there's a 3.3V to 1.8V LDO built-in?

2. What's the power consumption of the device? What the max current requirement on the 3.3V rail?

3. Is there any errata associated with the device? Is there any appnote or ref design schematic that I can have? Or a reference design board I can evaluate?

Thanks..

  • 0
    TI__Mastermind 27890 points

    1) There is indeed an internal VREG on this device.

    2) Please find this data posted below.

    3) We do not have a reference board, but we do have a reference design. It is attached here. There are no known errata.

     

    Measurements were taken at the noted voltages.
                                                                      Icc (typ)  Icc (max)  Ipccp(typ)  Isccp(typ)
    Primary Bus: 33 MHz / Secondary Bus: 33 MHz / Power State D0/D1:  37 mA      169 mA     10 uA       0 uA
    Primary Bus: 33 MHz / Secondary Bus: 33 MHz / Power State D2/D3:  12.4 mA    169 mA     10 uA       0 uA
    Primary Bus: 66 MHz / Secondary Bus: 33 MHz / Power State D0/D1:  43.5 mA    189 mA     27 uA       0 uA
    Primary Bus: 66 MHz / Secondary Bus: 33 MHz / Power State D2/D3:  20.7 mA    189 mA     27 uA       0 uA
    Primary Bus: 66 MHz / Secondary Bus: 66 MHz / Power State D0/D1:  61 mA      234 mA     27 uA       17 uA
    Primary Bus: 66 MHz / Secondary Bus: 66 MHz / Power State D2/D3:  20.5 mA    234 mA     27 uA       0 uA
    Where: Icc @ Vcc = 3.3V; Ipccp @ P_Vccp = 5.0V; Isccp @ S_Vccp = 3.3V
    * Typical measurements above were taken with a 66 MHz capable SCSI adapter and hard drive on the secondary bus. Maximum measurements were taken using bus exercisers toggling the address/data lines between 0 an 1. A measurement of 0 means the current draw is negligible.

                                                                   Total Icc (typ)
    Primary Bus: 33 MHz / Secondary Bus: 33 MHz / Power State D0:  40 mA (no load) / 90 mA (two loads on 2nd bus)
    Primary Bus: 66 MHz / Secondary Bus: 66 MHz / Power State D0:  88 mA (no load) / 117 mA (two loads on 2nd bus)
    Where: Icc @ Vcc = 3.3V; Ipccp @ P_Vccp = 5.0V; Isccp @ S_Vccp = 5.0V

                                                                   Total Icc (typ)
    Primary Bus: 33 MHz / Secondary Bus: 33 MHz / Power State D0:  68.3 mA (no load)
    Where: Icc @ Vcc = 3.3V; Ipccp @ P_Vccp = 3.30V; Isccp @ S_Vccp = 5.0V

    PCI2060GHK.PDF