• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 641 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TUSB7320: TUSB7320 / Unanticipated power down

S.Satoshi
Guru 21685 points
Part Number: TUSB7320
Other Parts Discussed in Thread: TUSB7340

Hi,

Regarding power down sequence, I understand that the PERST# and REFCLK are needed to turn off before VDD as attached. But now I assume the unanticipated situation that the processor is hung-up and  PERST# and REFCLK are turned off at the same timing with VDD. Then I'd like to ask what problem can be assumed if the PERST# and REFCLK are turned off at the same timing with VDD.

Best Regards,

Satoshi / Japan Disty

  • 0
    TI__Guru* 76130 points
    Hello,
    The power-down sequence is required to ensure there are no pending transactions between the processor and the TUSB7340, if the processor is the one that is turning the TUSB7340 off then I assume you are going to make sure there is no pending transaction in which case you should be fine.
    Regards