• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 2 answers
  • Subscribers 33 subscribers
  • Views 809 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65982: GPIO switching time when changing PDO

Takashi Onawa
Genius 13200 points
Part Number: TPS65982

Hi Team,

My customer want to know how the delay from GPIOX down edge to GPIOY up edge when changing PDO. They are using 4 GPIO to switch DCDC converter's enable pin and they want to make sure seamless voltage level switching by TPS65982's GPIO control. 

Please tell me about the following two points to close their questions..

1. Is there a possibility that an overlap period occurs between GPIO signals when PDO is changed as below?

 2.If it's not, How much delay does the GPIO have from down edge?

 I need to answer this questions by March 8th, JST. so I would like to have any response as soon as possible

Regards,

Takashi Onawa

  • 0
    TI__Genius 13200 points
    Hi Team,

    Can I get any comments within today somehow, at least for Question 1 below?
    > 1. Is there a possibility that an overlap period occurs between GPIO signals when PDO is changed as below?

    Regards,
    Takashi Onawa
  • 0
    TI__Mastermind 36756 points
    Hi Onawa-san,

    The GPIOs will switch fast before the regulators can see any glitching. As we're checking the GPIO events, there may be some slight overlap but it would be much faster than a DC-DC controller.

    Thank you,
    Eric
  • 0 in reply to Eric Beljaars
    TI__Genius 13200 points
    Eric-san,

    Thanks for your quick comment.

    I understand we might see some glitch at the timing due to parasitic cap on board and process variations at internal FET. But my customer guessing the GPIOs are controlled by internal core and it needs some internal clocks to switch GPIO, so there should be theoretical delay time calculated by the needed clock and its clock rate.

    Can you somehow get how many clock time is needed to switch GPIOs?
    My customer requesting that information with internal core's clock rate.

    Regards,
    Takashi Onawa
  • 0 in reply to Takashi Onawa
    TI__Mastermind 36756 points
    Hi Onawa-san,

    Could you confirm if the GPIO events are working correctly for the customers DC-DC supplies?
    Note that our GPIO events are driven by firmware implementation and exact clock cycle timing my vary depending on other processes within the firmware.

    Thank you,
    Eric