This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65LV1023A: Effective data rate

Part Number: SN65LV1023A

Hi TI,

The datasheet states that the data source must be between 10 and 66MHz.

"The serializer transmits serialized data and appended clock bits (10+2 bits) from the serial data output (DO±) at 12 times the TCLK frequency. For example, if TCLK is 66 MHz, the serial rate is 66 × 12 = 792 Mbps. Because only 10 bits are input data, the useful data rate is 10 times the TCLK frequency. For instance, if TCLK = 66 MHz, the useful data rate is 66 × 10 = 660 Mbps. The data source, which provides TCLK, must be in the range of 10 MHz to 66 MHz."

If I am only using two of the bits and leaving the others floating, is this going to change my rate? I am using a 50MHz clock and expecting to see at least .5Gbps. Is this accurate? 

Additionally, can I leave the input pins floating or do I need to tie them to a known state?

Regards,

Aaron