• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 32 subscribers
  • Views 1084 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK10232: HS_RX register setting optimization procedure

Kawai
Guru 19785 points
Part Number: TLK10232

Hello Team,

Thank you for the register explanation material in following URL.

https://e2e.ti.com/support/interface/high_speed_interface/f/138/t/595706

Since our customer observes errors at HS_RX side, they are trying to optimize the HS_RX register settings. They do not use link training (manual setting).

There are too many parameters and combinations to be optimized for the HS_RX register settings in Address 0x1E, 0x0004 register.

What is the best procedure, step by step, to optimize each settings ? (1st optimize xxx, then yyyy....)

And how can we judge if that setting is optimized or not ?

We would appreciate it if you could explain us in specific.

Best Regards,

Kawai

  • 0
    TI__Genius 16150 points
    Hi Kawai,

    The RX SERDES settings must still need some type of adjustment. This is where you have to spend time tuning those settings until it's (mostly) error free.
    HS_SERDES_CONTROL_1/2/3 (not 4 since that's pre-emphasis, only for copper links not optical)

    Focus first on:
    HS_ENTRACK
    HS_EQPRE
    HS_PEAK_DISABLE
    HS_H1CDRMODE

    Through HS_ERROR_COUNTER user is able to verify the number of invalid code words. As well monitor CHANNEL_STATUS_1 to verify the link status.

    Best Regards,
    Luis
  • 0 in reply to Luis Omar Moran
    Guru 19785 points
    Hi Luis-san,

    Thank you for your support and I apologize for my delay.

    I understood that first you should focus on the four parameters (HS_ENTRACK, HS_EQPRE, HS_PEAK_DISABLE, HS_H1CDRMODE), however, do we need to check all the register value combination one by one to check the errors ?

    Normally, equalizer gain should be optimized based on trace length, however, I thought the result may differs by other register value in combination (might also depend on optical modules).

    After optimizing the above 4 registers, there are other parameters to look into.
    When these changed, do we need further optimization including the above 4 registers ?

    Best Regards,
    Kawai
  • 0 in reply to Kawai
    TI__Genius 16150 points

    Hello Kawai,

    Unfortunately when the link training is not enabled the process to adjust the RX settings is a little exhaustive. The user needs to try different combinations to avoid bit errors.

    Attached you will find an application note with a explanation of these parameters to tune the device according every system.

    I hope this helps.

    TLK10034_link_training_app_note (10).doc

    Best Regards,

    Luis Omar Moran

    High Speed Interface

    SWAT Team

  • 0 in reply to Luis Omar Moran
    Guru 19785 points
    Hi Luis-san,

    Thanks for your continuous support.

    Best Regards,
    Kawai