Hi team,
I am trying to drive a SN65DSI84 MIPI-to-LVDS Bridge with a STM32F4 microcontroller but I struggle to enable the PLL. My question is the following one : When the 0x0D.0 bit is set (to enable the PLL), is the 0x0A.7 bit is set automatically then I have to wait 3ms for the PLL to lock or is this bit set when the PLL lock ?
I followed the instructions recommended at page 16 for the initialization sequence of the bridge but I added a verification where I check the value of the 0x0A.7 bit until it is set. But since he is never set, I assume that this is the reason why, even if I bypass this verification, my bridge doesn't work (even with only the pattern generator).
Any idea ?
Thanks in advance !