Dear support team
Is there problem of latch up even when the signal is inputed on RIN + and RIN - while Vdd is not applied?
Regards
Tomohiro Nagasawa
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear support team
Is there problem of latch up even when the signal is inputed on RIN + and RIN - while Vdd is not applied?
Regards
Tomohiro Nagasawa
Hello Liam-san
Thank you for response. Let me check again.
My understanding is that even if the RIN signal(below ABS max) is input while VDD is not applied at DS90UB926-Q1, there is no problem. Is it correct?
Regards
Tomohiro Nagasawa