12Gbps serial split into 4 x 3Gbps streams for FPGA serdes as a gearbox

Hello,

I am looking for a chip that could split a serial stream of 12Gbps (SDI-12G) into slower multiple streams. The idea is to have an FPGA serdes that has a max rate of operation less than 12Gbps can input the serial streams . Any suggestions?

Frank