DS90UB913A-Q1: PCLK mode setting

Masaoki Koide

Intellectual 580 points

Part Number: DS90UB913A-Q1
Other Parts Discussed in Thread: DS90UB914A-Q1,

Dear Sir,

Our customer is testing communication between DS90UB913A-Q1 and DS90UB914A-Q1 on their board.

The board could work successfully in External Oscillator Mode, but could NOT work in PCLK mode.

They would like to know about required settings for PCLK mode. Please advise.

The condition and setting on Serializer(913A) in each mode is as below.

- External Oscillator Mode: -> Worked successfully

12-bit HF, External Osc to GPO3 = 26MHz, GPO2 to Imager = 13MHz, Imager to PCLK = 39MHz, Rmode = 4.7kΩ

- PCLK Mode: -> Not worked

12-bit HF, Imager to PCLK = 54MHz, Rmode = 100kΩ

In PCLK mode, 37MHz was observed at PCLK and No signal was observed at HSYNC and VSYNC on Deserializer(914A).

Our customer confirmed 54MHz at PCLK and appropriate signals at HSYNC and VSYNC on Serializer(913A).

Do they need additional changes and settings for PCLK mode?

Your kind advice would be appreciated.

Regards,

Koide

over 8 years ago

0 Palaniappan Manickam over 8 years ago

TI__Genius 10475 points

Hello,
We received your query and an Apps engineer will review and get back to you with a response.

0 Masaoki Koide over 8 years ago in reply to Palaniappan Manickam

Intellectual 580 points

Hello,

Thank you for letting me know. I'm looking forward to receiving your feedback.

Regards,

Koide

0 Masaoki Koide over 8 years ago in reply to Masaoki Koide

Intellectual 580 points

Dear Sir,

Could you please give us a feedback for my question?

Your cooperation would be really appreciated.

Regards,

Koide

0 Liam Keese over 8 years ago in reply to Masaoki Koide

TI__Genius 12705 points

Please ensure also that the deserializer is configured to the appropriate 12b HF mode setting. When in PCLK from imager mode, the quality of the PCLK signal also is important to have low jitter per the DS90UB913A datasheet.
The users guide for the DS90UB913A and DS90UB914A EVM may also be helpful reference on different mode settings.

0 Masaoki Koide over 8 years ago in reply to Liam Keese

Intellectual 580 points

Hi Liam-san,

Thank you for the feedback. Their system worked successfully with 12b HF mode in External Oscillator Mode, so it's supposed that the deserializer is configured to the appropriate setting for 12b HF mode. I've asked them to confirm the quality of PCLK input clock from imager such as low jitter.

Regards,
Koide

Interface

Interface forum

DS90UB913A-Q1: PCLK mode setting