This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TFP401: TFP401 ODCK and QE output

Part Number: TFP401


Hi

We got some unique question from our customer.

Is there any configuration to be fixed low level the output of ODCK and QE if they not input the video signal?.

Now there is as the following without input signal,
HSYNC : Low
VSYNC : Low
DE : High
However the output of ODCK and QE is the irregular pulse.

Also they sets PD and PDO always high (Pull up). Because they do not use these pin.

In normaly , they input the pixel signal.
However they would like to set the output of ODCK and QE to Low if they does not input the video signal.(except PD and PDO)

Please let me know if you have any question.

Regards,

Koji Hamamoto