This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83620: DP83630 100BASE-FX mode PECL PHY input thresholds

Part Number: DP83620

We are working on an application with the DP83620 in 100BASE-FX mode.  We would like to interface with an, AC coupled, LVDS transceiver.  What are the VIL (max) and VIH (min) threshold values for the PHY (receiver) in 100BASE-FX mode (RD+/RD-)?

I could not seem to find the information in the datasheet.

Thanks for your help.

Dylan

  • Hi Dylan,

    We unfortunately do not have VIH and VIL data that we can share.

    The FO port was validated with the LVPECL transceiver shown on the reference design: the Avago/Broadcomm AFBR-5803Z.

    If your electrical specs match that transceiver, that would be the highest confidence for your design.

    Best Regards,