• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 1335 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK100: The reset sequence of TLK 10x

Kenji Ohno1
Genius 5095 points
Part Number: TLK100

Hi,

For TLK100 data sheet (P.71 AC Specifications), t1 is TYP 200 μs.

I want to know the maximum value.

Is also TLK 105 the same?

 Best regards.
 Kenji

For TLK100 data sheet (P.71 AC Specifications), t1 is TYP 200 μs.
I want to know the maximum value.
Is TLK 105 the same?
  • 0
    TI__Mastermind 18425 points
    Hello Kenji,

    The max reset deassertion time is not listed in the datasheet, so we will not be able to share that information. Can you share how this information will be used in the system?

    -Regards,
    Aniruddha
  • 0 in reply to Aniruddha Khadye
    Genius 5095 points

    Aniruddha san,

    I want to know the time of t1 so that internal reset and external reset do not occur at the same time.

    According to the datasheet it is necessary to deassert Hardware RESET_N pin before 200 μs(typ).

    I appreciate your help.

    Best Regards,

    Kenji

  • 0 in reply to Kenji Ohno1
    Genius 5095 points

    Aniruddha san,

    I understand that 200 μs after power up <---> internal reset end period is an external reset prohibited section.
    However, I noticed that Hardware RESET_N pin was Low during this external reset inhibit interval.
    Sometimes TLK100 is locked.
    After power-on reset, lock is released. Other reset is not accepted.

    Please tell me the mechanism inside the IC that will lock up.

    Best Regards,

    Kenji