HI all,
Is there a leak current from Vref 1 to Vref 2 when Vref 1 is first powered on to 1.8 V and Vref 2 is open or biased to 1 V?
Regards,
Toshi
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hey Toshi,
This question depends on the schematic. I will assume you have hooked it up the same way as is suggested in the datasheet.
(Vref2 @ 1V)With a 1uA current and a 200k ohm resistor, you will see about 200mV drop across the resistor which equates to 1.2V at the Ven pin.
Is this something that is causing problems for you? You can reduce the resistor to something a little lower but just be sure you don't make it too low, as it will begin to look like a short between Vref2 and Vref1(Vref2>Vref1+Vth the FET will look like low impedance).
Thanks,
-Bobby