• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 32 subscribers
  • Views 488 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK6201EA: Grounding DIN- Input - Will this violate Absolute Maximum Rating?

John Morton
Prodigy 150 points
Part Number: TLK6201EA

Hi,

  I have a follow-up question on a TLK6201 issue that was recently resolved. The original question pertained to whether or not the TLK6201EA could be driven with a single-ended signal. Luis Omar Moran was kind enough to have answered this question in a prompt fashion but after the query status was changed to resolved, a related question occurred. This is:

  It was advised to tie the unused TLK6201EA DIN- input to GND. However, if I do this, it appears I may be violating one of the absolute maximum ratings from the data sheet. This is in the second row of the Absolute Maximum Ratings section that stipulates that the Voltage at DIN+, DIN- must be maintained between 0.5 and 4V.

  Please advise.

Thank you,

John Morton

  • 0
    TI__Genius 16150 points

    Hi John,

    Could you send us a waveform of the signals DIN+/- that you are seeing?

    Thanks,

    Luis

  • 0 in reply to Luis Omar Moran
    Prodigy 150 points

    Hi Luis,

      Unfortunately I don't have the system in question set up and instrumented right now and it would take some effort to reconstitute it for purposes of capturing waveforms. Perhaps a brief description of the circuit will suffice. It's really pretty basic. The device driving the TLK6201 is a Xilinx Virtex-6 GTX transceiver. The TX Data driven by the FPGA is AC-coupled to the TLK6201 across approximately 6 inches of length matched 100 ohm differential edge coupled stripline. As mentioned in the previous thread a stacked microvia on the _n leg is failing (high impedance) such that the eye on the _n leg is closing up. The _p leg is fine.

      According to Xilinx' DS152, Table 17 on page 12, the differential peak-to-peak output voltage (DVPPout) for the GTX transceiver is 1000mV max. There is no value for min and typ.

      How does all this relate to the question as to whether tying the TLK6201's DIN- input to ground violates the absolute maximum spec of 0.5 to 4v?

    Thanks,

    John M.