• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 523 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867E: Layout Guidelines

Xiao Zhu2
Expert 3215 points
Part Number: DP83867E

Hello Team

Do you have more detail layout guidelines about DP83867? The guidelines in datasheet is so simple.

One case need you to give some comment

The trace from PHY to the transform is about 20cm and will have connector between it. I know it degrade the signal quality. But if they do it, how about the risk?

Thanks.

  • 0
    TI__Mastermind 19780 points
    Hi Xiao Zhu,

    It is difficult to anticipate the impact of a connector on the MDI side. We offer the DP83867E EVM as a reference design. Layouts other than the approved layout are difficult to guarantee because they often cause problems with either EMI/EMC or compliance testing.

    If an extra connector is used in the MDI path, ensure the characteristic impedance is followed closely. Place plenty of ground pins on the connector with the MDI traces.

    Best Regards,