Hi Team,
Could you tell me how much Bit Error Rate that is possible to cause loose lock for DS90UB928Q-Q1?
Is there any data?
Best Regards,
Yaita / Japan disty
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team,
Could you tell me how much Bit Error Rate that is possible to cause loose lock for DS90UB928Q-Q1?
Is there any data?
Best Regards,
Yaita / Japan disty
Hi Palaniappan-san,
Thank you for your support.
I believe my customer can enable Link Error Count not only prototype but although mass-production depending on his application.
Is my understanding correct?
I concern about it because the default value is 0x03(Link Error Count is disabled), so would like to ask just in case.
Best Regards,
Yaita / Japan disty
Hi Palaniappan-san,
Thank you for your support.
My customer wants to enable Link Error Count and has two questions as the following.
1)
Does "Link Error Count" value accumulate only when link error is occured consecutively?
Or does it accumulate even if link error is occured intermittently?
2)
Is it possible to reset "Link Error Count" value?
My customer don't want to loose lock even if link errors are occured.
Best Regards,
Yaita
Hi Palaniappan-san,
Thank you for your support.
Regarding question 2), I believe "Link Error Count" value can be reset if toggling 0x41 bit4 (Link Error Count Enable bit).
Is my understanding correct?
--------------------------------------------
2)
Is it possible to reset "Link Error Count" value?
My customer don't want to loose lock even if link errors are occured.
--------------------------------------------
My customer don't want to loose lock even if link errors are occured many times, so I would like to confirm if setting "Link Error Count Threshold (bit[3:0])" to 1111b and periodically toggling "Link Error Count Enable (bit4)" can be applicable to achieve it.
Best Regards,
Yaita
Hi Palaniappan-san,
I really appreciate for your effort to this inquiry.
I will wait for your feedback.
If the following answer is yes, my customer also wants to know if reset is occured even if rewrite the same value (0x41 bit3-0 : 1111b - > 1111b).
----------------------------------------------
- Can error count be reset to 0 if we rewrite the value of Link Error Count Threshold (bit 3:0)?
----------------------------------------------
Best Regards,
Yaita
Hi Palaniappan-san,
Thank you for your kind support.
I understood it looks like the error count gets reset automatically upon reaching the threshold.
Can error count be reset to 0 if we rewrite the different value of Link Error Count Threshold (bit 3:0)? (ex: 0x41 bit3-0 : 1110b - > 1111b)
My customer wants to reset the error count to 0 without loose lock.
If the answer is yes, I also wants to know if we can reset the error count to 0 even if rewrite the same value (ex: 0x41 bit3-0 : 1111b - > 1111b).
Best Regards,
Yaita
Hi Palaniappan-san,
Thank you for your support. I will inform your comments to my customer.
I would like to confirm just in case.
You referd "continuous errors" as the following.
---------------------------------------------
i.e. if there are continuous errors in the system exceeding the error count threshold LOCK will go low and then toggle as long as the error condition persists.
---------------------------------------------
However I got the following reply from you the other day.
---------------------------------------------
The link error counter is pixel clock based and it doesn't need to be consecutive for the error count to accumulate. It counts up until the threshold is reached if enabled.
---------------------------------------------
I think these are conflicting contents.
Which is correct?
I think it is ideal if link error count value accumulates only when link error is occured consecutively.
Best Regards,
Yaita
Thank you Palaniappan-san,
According to your comments, loose lock is certainly occured in terms of long term even if Link Error Count Threshold (bit 3:0) is max setting (1111b).
I believe there is an application that loose lock shouldn't be occured even if link errors is occured.
Is there recommended countermeasure for such application?
(Is there such requirement from any other customer?)
In addition, default value 0x03 (Link Error Count disable) of 0x41 register is too strict to set in terms of above.
What do your team think about it?
Best Regards,
Yaita
Hi Palaniappan-san,
I would like to confirm test condition about the following result.
-------------------------------------------------------------
Yaita-san,
Based on our testing, neither re-writing or overwriting the error count threshold value nor disable/re-enable error count can help with keeping the lock high.
To summarize, the error counts gets reset automatically and will count up again until threshold, then LOCK drops low and this process repeats causing the LOCK to toggle. This matches the expected behavior of LOCK, i.e. if there are continuous errors in the system exceeding the error count threshold LOCK will go low and then toggle as long as the error condition persists. The correct course of action would be to identify the underlying error condition and rectify that.
-------------------------------------------------------------
Has loose lock been occured many times per second in your evaluation system?
If so, my customer think the yellow part is reasonable.
Best Regards,
Yaita