This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83822IF: Link loss detection in case of TD+ and TD- invalid data insert

Part Number: DP83822IF

Hi all

Would you mind if we ask DP83822IF?

Does Link loss detection occur in case of TD+ and TD- invalid data insert?
TD+/TD- and RD+/RD- is connected internally.
However, we think they separate, so it doesn't cause of Link loss detection.

Kind regards,

Hirotaka Matsumoto

  • Hi Matsumoto-san,

    Do you mind letting me know what mode the PHY is in?
    Is the PHY in 10BASE-T, 100BASE-TX or 100BASE-FX?
    Also, when you say invalid data and link loss detection, are you referring to RX_ER?
  • Ross san

    Thank you so much for your reply!

    Do you mind letting me know what mode the PHY is in?
    ->PHY is normal operation.not FLD
       After PHY is Link up, our customer adds noise to TD+/TD- pins.
       "TD+ and TD- invalid data insert" means noise insert.

    Is the PHY in 10BASE-T, 100BASE-TX or 100BASE-FX?
    ->100BASE-TX.

    Also, when you say invalid data and link loss detection, are you referring to RX_ER?
    ->Our customer confirmed that RX_ER counter increases.
       However, in this case inserting noise to RD+/- at the same time, our customer would like to know whether "TD+ and TD- invalid data insert" is relation to RX_ER or not, just in case.

    We appologize that our explanation makes you confuse.

    Kind regards,

    Hirotaka Matsumoto

    TD+ and TD- invalid data insert