• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 34 subscribers
  • Views 850 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XIO2001: power up/power down sequencing

Kathrina Heil47
Prodigy 140 points
Part Number: XIO2001

Hello 

I have some questions to the power up/down sequencing as stated in the datasheet:

  • The datasheet does not specify a certain sequence for 1.5V and 3.3V rail. Is there any requirement to apply the rails at the same time/ within a certain minimum time frame? e.g. can I apply 3.3V first and after 10ms 1.5V?
  • Is it required to de-assert GRST# immediately after voltage rails are applied?
  • Does the bridge have an internal clock? Can the bridge also ramp up even without external REFCLK (initializing the bridge by an internal controller)?
  • When is the link training sequence starting? The datasheet says the following: 
    • The XIO2001 starts link training within 80 ms after PERST is deasserted
    • The bridge starts link training within 80 ms after GRST is deasserted

Thanks a lot for your support!