• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 650 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65MLVD206B: I found that when the sending level of the "DE" PIN is changed from high to low, a high level spike will be generated at the "R"PIN of the chip

chen chen35
Intellectual 875 points
Part Number: SN65MLVD206B

Hi:

     I found that when the sending level of the "DE"  PIN is changed from high to low, a high level spike will be generated at the "R"PIN of the chip. How can I eliminate the spike pulse ?The following is the test waveform, please refer to(the blue is data ,the yellow is enable )thanks a lot.

  • 0
    TI__Genius 10250 points
    Hello,

    As a start please check that your design and layout follow the recommendations in the datasheet. Please pay special attention to bypass capacitance (section 9.2.3.2). Another thing to do is to try to reduce the spikes on the input signal to the enable pin which seem to have significant spikes when it transitions high to low and low to high.

    Regards,
    Yaser