Is there a way to configure the XIO2001 to define a PCI address range so that a PCI write would be forwarded to a configured physical RAM address range in the root complex?
If so, what registers in the XIO2001 need to be set to enable this? This would imply a PCI downstream device would be able to initiate this write, to be converted to a PCIe memory write.
