• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 284 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TUSB321: Operating time delay between CC pins detection to OUT1/2 signal generation

Mariselvam M
Prodigy 110 points
Part Number: TUSB321

Hi,

I am using TUSB321 in the design as UFP.

I need some information about the OUT1 and OUT 2 output signals in TUSB321.

These 2 signals are used to identify the current level detection in TUSB321. But, I want to know the time delay required to generate the ouptut signals on OUT1 / OUT2  pins after the CC1/CC2 detects the current level.

From my designs, I have noted this valuse as 180ms( CC pins detection to OUT1/OUT2 generation).

  • 0
    TI__Genius 16150 points
    Hi Mariselvam,

    The time for CC detection is in the range of 100~200ms. Once the CC detection is performed the time generation of OUT1/2 signals are negligible in comparison with CC detection time. Hence, the value of 180ms you are getting is into the spec.

    Best Regards,
    Luis Omar Moran
    High Speed Interface
    SWAT Team