• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 434 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TUSB1310

ANNE tvm
Prodigy 20 points
Other Parts Discussed in Thread: TUSB1310

Is there any data valid signal to TUSB1310 from link controller?

  • 0
    TI__Genius 16440 points

    Anne,

    There is not any sort of single data valid signal between the TUSB1310 and the link controller that would be contained in the FPGA.  There are two separate data paths between the TUSB1310 and the link - PIPE3 interface for SuperSpeed signalling and ULPI for USB 2.0.

    Both the PIPE3 and ULPI inetrfaces are industry standards where you can get the specifications from the owners - PIPE is from Intel, ULPI was originally defined ny NXP, but is based on the UTMI spec that was developed by Intel as well.

    The control signals for the two different interfaces are defined in section 2 of the data sheet.