Does a vhdl/verilog functional model exist for this part ? I'm looking for something to use in my FPGA simulation environment.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Does a vhdl/verilog functional model exist for this part ? I'm looking for something to use in my FPGA simulation environment.