Hi team,
Could you provide Vz and Cz design consideration and calculation in the UCC21520 datasheet Figure 41. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path?
Thank you!
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello Zoe,
Please take a look at this E2E thread for a summary of the key design considerations:
https://e2e.ti.com/support/power_management/isolated_controllers/f/188/p/658921/2423689#2423689
Regards,