• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 32 subscribers
  • Views 1150 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMDS181: TMDS181 _ HMDI_SINK applcation _ Inductor + resister location? close to the output of TMDS181 or close to FPGA?

Iven Xu
Intellectual 2090 points
Part Number: TMDS181

Hi Expert,

My customer is using the TMDS181 and they are asking a question about the "inductor+resister" network location?

HDMI sink:

HDMI connector => TMDS181 => INDUCTOR + RESISTER NETWORK => FPGA

does INDUCTOR+RESISOTER NETWORK close to the output of TMDS181 or close to the FPGA? why?

Customer's schematic:

Some  HDMI sink reference design from the thrid party:

Best Regards

Iven Xu

  • 0
    TI__Guru 64326 points
    Iven,

    TMDS needs biasing on its driver, between TMDS181 and AC Cap + FPGA, with a 50 ohm pull up to 3.3V. The RL network in the schematic seems to cutoff biasing when TMDS181 is signaling. Therefore this RL netwrok should be placed in between connector and TMDS181. Driver on TMDS181 still needs to be biased correctly when enabled.
  • 0 in reply to Malik Barton57
    TI__Intellectual 2090 points

    Hi Malik,

    could you please clarify what's your explanntion? I cannot understand your point.

    1, TMDS181 be used as the SINK mode in this application.

    2, where do customer need to add this kind of biasing network?

    Based on your last sentence: add this kind of RL network between HDMI connector and TMDS181?

    Based on your first sentence: need to add the RL network between TMDS181 and AC CAP+ FPGA?

    Best Regards

    Iven Xu

  • 0 in reply to Iven Xu
    TI__Guru 64326 points

    Iven,

    1. This is correct

    2. The RL network should be placed between connector and TMDS181.

    Notes:

    It appears the RL network will cutoff biasing to TMDS181 when there is a high speed signal on the Data lanes. For this reason a 50 ohm pull up to 3.3V should be used between TMDS181 and AC Cap + FPGA.  Driver on TMDS181 still needs to be biased correctly when enabled.