DS90UB954-Q1: DS90UB954-Q1

Ian Wang

Part Number: DS90UB954-Q1

Dear Sir,

I would like to double confirm the configure setting about CSI-2 part.

1. Do we need to config CSI-2 transmitter timing registers where in indirect access registers (CSI TX port 0 timing register – 0x40~0x48)?

If no, what situation need to set it?

2. I just config de-serializer(954) CSI-2, have any configure need to set at serializer side(953) for CSI-2?

Thanks, Ian.

over 7 years ago

0 Steven(Shenzhen) Shi over 7 years ago

TI__Mastermind 30515 points

Ian,

for UB954, please refer to d/s, if you set the 400Mbps lane rate of CSI2 port, you need set the timing parameter (page40). For 800M/1600M, the timing is automatic setting.

regarding UB953,you need configure the correct CSI2 lane channel number and clocking mode, no other special DPHY timing is required.

regards,

Steven

0 Ian Wang over 7 years ago in reply to Steven(Shenzhen) Shi

TI__Mastermind 29740 points

Steven,

What’s I2C pass through? I’m still not very understand it after read spec, although I know it must to be enabled.
How to choice back channel frequency? About UB954 register 0x58 bit 2-0.

Thanks, Ian.

0 Steven(Shenzhen) Shi over 7 years ago in reply to Ian Wang

TI__Mastermind 30515 points

Ian,
1. the i2c pass through is set in reg. which means the I2C data can be passed to the remove side.
2. based on the paired part, if it is ub913/933, the bc is limited to ~4Mbps. for sync. mode, the bc should be 50Mbps.

regards,
Steven

Interface

Interface forum

DS90UB954-Q1: DS90UB954-Q1