Part Number: DP83822H
Hi,
I am trying to understand the Reset timing requirements of the DP83822 PHY (datasheet chapter 7.7 and figure 2).
1) When deasserting the RESET pin, the host shall wait >2ms (T2) befor issuning a command via MDI. Is this correct?
2) The hardware configuration latch-in time (T3) is typ. 120ms?! Does this mean that reading in the pin-strapping configuration takes such a long time? Do I need to wait for this time until the PHY is ready? If so, a mximum value should be specified, not a typical one. Or is there a MDI register which I can read to check if configuration has been finished? How could I access the PHY if strapping-in the MDI address is not yet finished (there are multiple PHYs at the MDI)?
3) I checked the DP83822 driver (dp83822.c) in the Linux kernel source code. Function dp83822_phy_reset() issues a reset request (set bit15 in register 0x1F). Then it reads the BMSR without any delay time. Should there not be any delay time? At least the 2ms (T2) delay?
Thanks and regards
Georg Waibel