• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 34 subscribers
  • Views 327 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867IR: Decoupling Caps

John Lally
Intellectual 610 points

Part Number: DP83867IR

Figure 33 and its associated notes on Pg 113 of the data sheet show/state 1uf caps should be placed as close as possible to the VDD pins, this implies they should be placed closer to the pins than the 0.1uf caps.  Typically the smaller value decoupling capacitors (in this case the 0.1uF & 10nF) are placed closest to pins to provide better higher frequency PDN performance.  Can you please double check that the data sheet decoupling cap placement recommendations are correct, and if so what's the rationale for this atypical placement?

Thanks -John

  • 0
    TI__Mastermind 18425 points
    Hi John,

    Yes, this is a typo in the comments at the bottom of the diagram. Both 0.1uF and 1uF should be placed as close to the PHY as possible. We will get this updated in the next datasheet revision. The 10uF and 10nF are there for representation purposes to denote supply decoupling. They are are not needed by the PHY.

    -Regards,
    Aniruddha