This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB913A-Q1: The relation between back channel data and clock timing

Part Number: DS90UB913A-Q1

Hi team,

I have a question about back channel clock timing and data relationship.

How is the 913A clock generated for back channel data acquisition?

I am concerned about how the back channel data timing and clock are synchronized.

A bit error occurred in back channel data during evaluation in our system.

The cause is not yet clear.

We think that the data value simply inverted due to disturbance noise or the timing of the data acquisition clock and the back channel data are shifted from each other.

In order to judge what can happen in what case, I want to know the relation between the acquisition clock and the data.


Best regards,


Tomoaki Yoshida

  • Hello, the backchannel data from the 914A to 913A is recovered from the manchester encoded data.
    Please ensure the signal level present at the 913A input is adequate and make use of our BIST functionality for testing back channel error rates.