• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 33 subscribers
  • Views 698 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DS90UB933-Q1: Serializer Selection Based on Camera/Imager

DS90UB933-Q1: Max Vide Data Rate,

NY
Expert 3040 points
Part Number: DS90UB933-Q1
Other Parts Discussed in Thread: DS90UB934-Q1,

Hi team,

Based on the calculation, my customer's case will be PCLK= 1920*1080*1.1*40fps=91.24MHz., which is less than 96MHz.

However, data format is BPP of YUV422, 10bit = 20 bit, Net Dat rate is PCLK*BPP=1.825Gpbs. So the question is what the max Net Data Rate of UB933?

Also, Data must include HSYNC/VSYNC/PCLK/ERRER/GPO, do we need to consider such a control signals, too?

Regards, ny

  • 0
    TI__Genius 10475 points
    Yada-san,
    Please refer to the 933 datasheet section 7.3.2 for line rate calculations. It shows the max line rate based on the 10 or 12-bit mode assuming the max PCLK of 100MHz.

    7.3.2 Line Rate Calculations for the DS90UB933/934
    The DS90UB933-Q1 device divides the clock internally by divide-by-2 in the 10-bit mode and by divide-by-1.5 in the 12-bit mode. Conversely, the DS90UB934-Q1 multiplies the recovered serial clock to generate the proper pixel clock output frequency. The following are the formulae used to calculate the maximum line rate in the different modes:
    • For the 12-bit mode, Line rate = ƒPCLK × (2/3) × 28; for example, ƒPCLK = 100 MHz, line rate = (100 MHz) × (2/3) × 28 = 1.87 Gbps
    • For the 10-bit mode, Line rate = ƒPCLK/2 × 28; for example, ƒPCLK = 100 MHz, line rate = (100 MHz/2) × 28 = 1.40 Gbps
  • 0 in reply to Palaniappan Manickam
    TI__Expert 3040 points
    Hi Pal,
    Thank you very much,