Hi Team,
Figure 2. For Reset Timing, T2 is specified as 2ms (max).
At Rev. A (SNLS 505 A), it was 195 ms typ.Is Max 2. ms of Rev. C correct?
Another, T1's NOTES "X1 clock must be stable for a minimum of 1 μs during RESET pulse low time"
Does this means that XI needs to stabilize within 1 μs after the RESET pulse changes to L?
Best Regards,
Kenji