TFP401A: Data Setup and Hold Times

Hiroaki Yuyama TED

Part Number: TFP401A

Dear, Support Team.

I have a question about TFP 401A data sheet on page 9 "Figure 4. Data Setup and Hold Times to Rising and Falling Edges of ODCK".
When 1 pixel per clock, the setup time is 0.6 nsec before ODCK and the hold time is 1.8 nsec after ODCK?
I am looking for details of timing chart and application notes by replacing from Lattice SiI 1161.

Best Regards,
Hiroaki Yuyama

over 6 years ago

0 Ikechukwu Anyiam over 6 years ago

TI__Mastermind 35130 points

Hi Hiroaki-san,

You can find information about the data setup/hold times in the AC Electrical Characteristics table. The setup time is 1.8ns and the hold time is 0.6ns for falling edge data strobing in 1 pixel per clock mode.

Regards,
I.K.

0 Hiroaki Yuyama TED over 6 years ago in reply to Ikechukwu Anyiam

Expert 1720 points

I.K-san
Thank you for your Answer.

I think replacement from Lattice SiI 1161 has no problem because the setup time and hold time of TPF 401 are short.
I will tell customers that loading of data is no problem.

Best Regards,
Hiroaki Yuyama

Interface

Interface forum

TFP401A: Data Setup and Hold Times