• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 33 subscribers
  • Views 622 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB913Q-Q1: Review layout for EMI test

Wu diamond
Prodigy 60 points

Part Number: DS90UB913Q-Q1

Hi

Please help me to review layout about DS90UB913Q for EMI test.

If possible, I wish to send board file by email.

Thanks.

Diamond

  • 0
    TI__Mastermind 30515 points

    Please refer to TIDesign in below list, which is shown in my.ti.com.

    TIDA-01004

    TIDA-01392

    TIDA-01002

    TIDA-01003

    TIDA-00162 Multi-Cam

    TIDA-00421

    PMP10653

    TIDA-00262

    TIDA-00098

    PMP9351

    best regards,

    Steven

    also, some design tips are listed as below as well for your reference.

    •Single-ended inputs/outputs
    –Keep away from differential traces (>2x trace width spacing)
    –Unused inputs should not float – tie to GND or VDDIO with resistor (~10kΩ)
    –50Ω (single-ended) traces recommended
    –Inline resistors to limit edge rates and ringing (25Ω to 33Ω typical)
    –Minimize trace length/load, bury longer traces (>50mm) in inner layer
    •High-speed FPD-Link II/III signal pair
    –100Ω (±10% total) differential coupled traces (priority)
    –Minimized intra-pair skew (secondary)
    –Minimize stubs and taps
    –Use common-mode choke – DLW21SN900HQ2L recommended
    –Small-size (0402 is preferred) AC-coupling capacitors to minimize pad discontinuity
    –For short traces to connector (<50mm): no vias, place signal pair together on surface layer)
    –For longer traces to connector (>50mm): bury trace in inner signal layer
    –45-degree corners ok, rounded corners best, no asymmetric meanders
    –Continuous ground plane underneath traces to connector
    –Lump discontinuities together (CM choke, AC-coupling, vias) near device or near connector (not near middle)
    –Avoid crossing polarity using vias
    –Keep away from noise sources (power and single-ended traces) with >2x trace width spacing
    –ESD elements (optional) ≤0.8pF typical loading
    best regards,
    Steven
  • 0 in reply to Steven(Shenzhen) Shi
    Prodigy 60 points
    Is it possible that I send my schematic and layout to you??? Just help me to review layout.
    It's DVT-2 for my company in order to solve EMI issue.
    Could you help me to review the layout???
  • 0 in reply to Wu diamond
    TI__Mastermind 30515 points
    Sorry this is public resource, sch. and layout is not recommended to paste here. you can ask for TI local team support. or you can refer to above TIDesign on sch. and layout design skills (in d/s as well).

    regards,
    Steven