Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XIO2001: interrupts issue

Part Number: XIO2001

Hi Sirs,

Sorry to bother you .

Our customer feedback XIO2001 connect their PCI device then happen spurious interrupts over 10000 times.

We also check the INTA# signal and find over 10000 times low pulse. Their PCI device IC as below.

Have any register setting about this issue? or did you have any experience on this?

  • Shu-Cheng LIN,

    XIO2001 does no generate any internal interrupt. See INT_DISABLE and INT_STATUS for reference. The interrupt signals seen probably come from the PCI bus sideband interrupt signals. Do the INT[D:A] pins have a pull-up resistor? If not please see the quote below from the datasheet.

    "PCI interrupts can be routed to the INT[D:A] inputs on the XIO2001. These four inputs are asynchronous to the PCI bus clock and will detect state changes even if the PCI bus clock is stopped. For each INT[D:A] input, an approved PCI bus pullup resistor to VCCP is required to keep each interrupt signal from floating. Interrupts on the XIO2001 that are not connected to any device may be tied together and pulled-up through a single resistor." 

    I would also check the actions of the IRQ status bits and what MSI message is sent on the PCIe side of XIO2001.

    Please see 9.2.1.2.1.6 MSI Messages Generated from the Serial IRQ Interface in datasheet for reference. 

  • Shu-Cheng LIN,

    Is any more support needed for this issue? If so please reply with any relevant details so that I can further assist you. For now I will be marking this thread as "TI Thinks Resolved".