I'm currently designing the DP83822I into a new product. When system power fail is detected I want to quickly reduce the PHY power consumption to be as low as possible, in order to extend holdup time for the processor.
I'm running with 3.3V for both VDDIO and AVD. In the datasheet it states that maximum voltage on pins is 3.8V, and it seems this is irrespective of the VDDIO/AVD voltage.
Q1: So, when I detect a system power fail, is it ok to simply turn off VDDIO and AVD, leaving input signals such as TX_EN and RESET still driven to 3.3V by the processor?
Q2: If that's NOT ok, what is the power consumption of the chip with RESET driven low?