• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 300 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPD4E1U06: Several questions of CL

Hirotaka Matsumoto
Guru 27585 points
Part Number: TPD4E1U06

Hi all

Would you mind if we ask TPD4E1U06?

<Question1>
There is the description of CL "Condtion f = 1 MHz, VBIAS = 2.5 V, 25°C" on the datasheet P5.
Does VBIAS mean the applied voltage at D1+/- or D2+/-?

<Question2>
And then, the condition of frequency is 1MHz.
If the frequency is 100MHz, does CL increase or decrease?

Kind regards,

Hirotaka Matsumoto

  • 0
    TI__Expert 3500 points

    Matsumoto-san,

    1) VBIAS can be applied at any of the four D1+/- or D2+/- pins. Whatever pin has the voltage applied will provide that load capacitance to the respective line, and not impact the other lines.

    2) We would expect very minor capacitance changes at 100Mhz, but it will be minimal. Assume that the datasheet parameters will still apply at 100Mhz for best practices.

    What interface are you working to protect with this line? If you let me know I can confirm whether this device is suitable.

    Thanks,

    Alec

     

  • 0 in reply to Alec Forbes
    Guru 27585 points

    Alec san

    Thank you so much for your reply!

    What interface are you working to protect with this line? If you let me know I can confirm whether this device is suitable.
    ->Our customer would like to use TPD4E1U06 to protect LVDS with 100MHz.
      
    Kind regards,

    Hirotaka Matsumoto

  • 0 in reply to Hirotaka Matsumoto
    TI__Expert 3500 points
    The capacitance of the TPD4E1U06 is low enough to pass 100MHz LVDS with no issue whatsoever - this device should work perfectly for your application!

    Thanks,
    Alec