I'm thinking of using a TLK10232 for clock recovery from a 10 Gbps data stream.
I will not be sending any data so the low-speed inputs will be tied off and all outputs will be floating. High-speed input will be connected to the incoming data stream and CLKOUT to the recovered datastream clock.
My questions are:
- What registers should I set to disable as much of the transmit logic and RX PCS as possible, while still keeping the RX PLL and CDR operational?
- What is the power consumption of the device in this state? The datasheet isn't clear how much power you can save from powering down various blocks.
- What is the recommended procedure for tying off unused differential inputs on both the high and low speed ports?
- Can unused differential outputs be left floating?