Hi,
When GPIO0/1/2/12 is configured as disabled in FW config tool, what is the status of these pins after boot up? Is it high-impedance?
THanks!
Antony
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
When GPIO0/1/2/12 is configured as disabled in FW config tool, what is the status of these pins after boot up? Is it high-impedance?
THanks!
Antony
Hi Antony,
GPIO0 is asserted low during the TPS65988 boot process. Once device configuration and patches are loaded GPIO0 is released.
GPIO1 should be grounded with a 1Mohm resistor if unused. GPIO 2 and 12 may be left floating when unused and will be High-Z.
If this answers your question, PLEASE select This resolved my issue
Thank you,
Eric