• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 476 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65DSI84: SN65DSI84 OE mode

Ryuuichi machida
Guru 12650 points
Part Number: SN65DSI84

Hello,

I would like you to confirm whether following configuration is available or not.

* Configuration :

SOC(or FPGA) output one DSI and LVDS output as OE mode.

For example, if output resolution of DSI is "800x960", then I expect that LVDS output become "800x480" for each LVDS output.

I believe that DSI84 can be available above configuration.

However, I think that this configuration has following limitation.

1. User can use only same pixel clock (This means, Display should accept not same resolution but also same blanking period.

2. If "LOCK" of PLL of LVDS miss, both LVDS output are disabled.

Then, my quesions are below.

Q1. Is my understanding that this configuration can be available on DSI84 correct ?

Q2. If answer of above Q1 is yes, is there any restriction except above two ?

 Best Regards,

  • 0
    TI__Mastermind 35130 points
    Hi Ryuuichi-san,

    The SN65DSI84 has a "single-channel DSI to dual-link LVDS" operating mode, where the odd pixels are output on channel A and the even pixels are output on channel B. If the input DSI stream is 800x960, each LVDS output will be 400x960.

    This mode is typically used in display panels that have odd and even inputs to enable higher resolutions, not on two separate displays like you have illustrated above. This is because the odd and even pixels combine to make the same image as the input DSI stream.

    1. Correct, the LVDS clocks will be the same frequency. The outputs should have the same resolution and blanking periods.
    2. Correct

    Please note that the minimum operating frequency for the LVDS clocks is 25 MHz, and I believe you are getting very close to this frequency with the resolutions you depicted.

    Regards,
    I.K.
  • 0 in reply to Ikechukwu Anyiam
    Guru 12650 points

    Hello Anyiam-san,

    Thank you for your correction.

    I misunderstood about OE mode.

    This can output "pixel"(This means horizontal) unit for each odd/even, not "line" unit(This means vertical).

    So, In my example, we should input 1600x480 to DSI input.

    And, I undertood that you do not have any concerns except my previous descriptions.

    Best Regards,