• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 500 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TUSB564: Asking for the TUSB564 schematic review

SHH
Mastermind 32416 points

Part Number: TUSB564

Hi Team,
Would you please help review TUSB564 schematic?
the original schematic is workable for assignment C and assignment D.

In order to support assignment E, so customer change I2C mode to control TUSB564.
txn.box.com/.../nqsxgouiphewtug4mynj5lhm7tnnb5gm

BR,
SHH

  • 0
    TI__Guru**** 184491 points
    SHH

    Please change C1526, C1528, C1530, C1532 to 330nF.
    Change pullup resistor on FLIP/SCL and CTL0/SDA to 4.7k.
    Instead having EN tied to 564_EN, you may consider having EN tied to 3.3V through a resistor.
    Where do USBG2_RXP/N and USBG2_TXP/N go?
    AUXP needs to have 1M pullup and AUXN needs to have 1M pulldown.

    Is the Scalar able to handle the polarity inversion of main link signals?

    Moreover, the Scalar has to handle the lane swapping with the following lane-to-pin mapping as received by the TUSB564 device: Lane 0 → DP1, Lane 1 → DP0, Lane 2 →DP3, and Lane 3 → DP2, does the current Scalar support this?

    Thanks
    David
  • 0 in reply to David (ASIC) Liu
    TI__Mastermind 32416 points

    Hi David,

    Please refer to the reply.

    1.       Please change C1526, C1528, C1530, C1532 to 330nF.

    Please help to check below another project circuit, Can customer follow the change or your command? Thanks.

    2.       Change pullup resistor on FLIP/SCL and CTL0/SDA to 4.7k.

    Done

    3.       Instead having EN tied to 564_EN, you may consider having EN tied to 3.3V through a resistor.

    Please help to check circuit modify.

    txn.box.com/.../8fxy7bwkhui8t9w9sgzds0hx9qw2qagc

    4.       AUXP needs to have 1M pullup and AUXN needs to have 1M pulldown.

    Done

    Questions:

    1.       Where do USBG2_RXP/N and USBG2_TXP/N go?

    The project no USB trace base on type C input.

    2.       Is the Scalar able to handle the polarity inversion of main link signals?

    Yes

    3. Moreover, the Scalar has to handle the lane swapping with the following lane-to-pin mapping as received by the TUSB564 device: Lane 0 → DP1, Lane 1 → DP0, Lane 2 →DP3, and Lane 3 → DP2, does the current Scalar support this?

    Yes

    BR,

    SHH

  • 0 in reply to SHH
    TI__Guru**** 184491 points
    Scott

    Your screen shoot is the correct implementation.

    If USB is not used, you can leave them floating, and not having C1515, C1516, C1517, and C1521 cap on SSRX and SSTX.

    Thanks
    David