• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 1265 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ALP: ALP Margin analysis

Jessica Wu74
Expert 5970 points
Part Number: ALP

Hi team,

#1 Could you please kindly help to see if there have something wrong when we use the Margin Analysis to do some test on ds90ub934. As the attached file shows, the test result is so ideal, and we think it is unreasonable. we have tried to setting different time like 5s,30s, it still show all green strops. If we do not select the "save result to file", it will have effect for the test result?

Test condition: cable length 1.6m,  913 connected with 934

#2 If we want to set the fixed EQ and SP value, like if i want to set EQ min to 6,EQ max to 9; Strop position min to 5, max to 10, could you please kindly help to provide some example code to set this value by indirect register configure way?

Thank you very much.

  • 0
    TI__Mastermind 21685 points

    Hello Jessica,

    I think your issue could be the clock source. The DS90UB933/934 chipsets use an external oscillator as the reference clock source for the PLL. This the recommended operating mode.  Please see DS90UB933 data sheet Section 7.4.1.

    I show below how the information tab should look like when external 66MHz clock source is chosen

    Also, show below margin analysis results for 2m cable when using UB934/UB933 (note 933 is speed variation of 913 otherwise identical)

    #2 If we want to set the fixed EQ and SP value, like if i want to set EQ min to 6,EQ max to 9; Strop position min to 5, max to 10, could you please kindly help to provide some example code to set this value by indirect register configure way?

    Please refer to ub934_margin_analysis_script. You can find this in the following ALP install folder

    C:\Program Files (x86)\Texas Instruments\Analog LaunchPAD v1.57.0010\PreDefScripts\DS90UB934\ub934_margin_analysis_script

    Thanks,

    Vishy

  • 0 in reply to Vishy Viswanathan
    TI__Expert 5970 points
    Hi Vishy,

    Thank you for your kindly reply.

    Now we also use the external clock(36M) for 913, and we can't change the external clock frequency, Could you please kindly give some suggestions on how to improve the clock frequency?

    If we can chose to use camera pclk as the ref clock?

    Thank you and best regards
    Jessica
  • 0 in reply to Jessica Wu74
    TI__Guru** 103215 points
    Jessica,

    Can you clarify the question here? What do you mean by improve the clock frequency?

    Best Regards,
    Casey