• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 35 subscribers
  • Views 334 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DS90UB926Q-Q1: BIST mode for DS90UB926Q-Q1

DS90UB926Q-Q1: LOCK and PASS internal pulldowns

Ken Altschuler
Prodigy 50 points

Part Number: DS90UB926Q-Q1

In the DS90UB926Q datasheet, section 6, the LOCK and PASS status pins are described as LVCMOS with pulldown.

What is the internal pulldown value?

I am connecting these pins to a GPIO pin on a CPU. Does the pin need a weak pullup?

  • 0
    TI__Expert 5480 points
    Hi Ken,

    The pulldown value should pull to GND, but you may monitor the output on a scope if you want to verify. I checked the EVM for the 926 where they connect the PASS/LOCK pin to an LED for monitoring. On page 27 on the pdf, it looks like they leave the pull up resistor open, so I do not think a weak pull up is necessary.

    Thanks,
    Sally