I've designed a 953 system, and I have a few clarifications regarding the POC trace:
the trace from DOUT+/- pins are designed 100R differential pairs up to the bypass capacitors. from the capacitors; the DOUT- trace is terminated to a 50R resistor while the DOUT+ trace is going to the connector.
the DOUT+ trace was designed to have 4.37mm total length and 0.4mm width. The recommended impedance of the single ended trace is 50R, but unfortunately, the design was calculated to have roughly 20R. Below points are the ideas behind the design:
- The system was initially designed to operate ~2W at 4V input – that’s why the design increase the trace width.
- To satisfy the 50ohm impedance of the trace, it will be very narrow that the current capacity will suffer.
- The trace length is minimal enough to not compromise the stability of the link.
The Trace is intended to support 2G and 4G FPDIII Link. Can the design support the application? are the ideas behind the design valid?
Thanks in advance for the reply!