• State
  • Locked Locked
  • Replies 11 replies
  • Subscribers 33 subscribers
  • Views 1825 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RTOS/DP83822IF: Periodic communication error

Andy Zhou(Zhou Hong Kun)
Intellectual 840 points
Part Number: DP83822IF
Other Parts Discussed in Thread: AM3357, AMIC110, TLK105

Tool/software: TI-RTOS

PHY1(Address is 1) is periodic communication error.PHY9(Address is 9) is normal.
The two phys have the same configuration except for the addresse.

PHY1-RX_DV

PHY1-RX_ER

Obviously, the output of these two pins is error.

This values is read from 0x467 and 0x468.You can konow the Hardware Bootstrap Configurations.


  • 0
    Intellectual 840 points
    There are a few key hardware connections between AM3357 and DP83822IF.
    pr1_mii0_col-COL / GPIO2 pr1_mii1_col-COL / GPIO2, I know that the pr1_mii1_col is unused in EtherCAT PRU firmware.
    The pr1_mii0_rxlink and pr1_mii1_rxlink are configured as GPIO and not used in MII.
    So mdioParamsInit.enhancedlink_enable = TIESC_MDIO_RX_LINK_DISABLE in the program;
  • 0 in reply to Andy Zhou(Zhou Hong Kun)
    TI__Mastermind 18425 points
    Hi Andy,

    Is this design based off of a reference design? Can you share the schematics?

    -Regards
    Aniruddha
  • 0 in reply to Aniruddha Khadye
    Intellectual 840 points

    Hi Aniruddha,

    AM3357 and DP83822IF have no reference design.So I referred to ICEv2 and AMIC110_ICE_EVM.

    I have three questions.

    1,I wonder what is the purpose of this design U10 ? This schematics is from AMIC110_ICE_EVM.

    2, PRUSSPinMuxConfig(0x0); Input parameter is 0 or 1,What's the difference? There is no information to explain.

    3,What are the direct reasons for this error  waveform of RX_ER and RX_DV ? What are the possible causes ?

    I've been puzzled by this problem for a week.

    Best Regards,

    Andy Zhou

  • 0 in reply to Aniruddha Khadye
    Intellectual 840 points

    The problem hasn't been solved.

  • 0 in reply to Aniruddha Khadye
    Intellectual 840 points
    Hi Aniruddha,
    I have been waiting for your reply! Don't forget there's a big problem here.

    Best Regards,
    Andy Zhou
  • 0 in reply to Aniruddha Khadye
    Intellectual 840 points
    You can say you don't know. Why pretend not to see ?
  • 0 in reply to Andy Zhou(Zhou Hong Kun)
    TI__Mastermind 18425 points
    Hi Andy,

    Can you share the schematics page for Magnetics and RJ-45 section? Please also share the part number for magnetics and 25mHz crystal. Packet errors can also come in due to some issue on MDI channel or issue with reference clock. So all the strap condition might be the same but some factor is slightly worse on PHY 1 side which is why you may be seeing intermittent packet loss. RX_ER and RX_DV can indicate error due to a timing issue. This can also be due to MDI channel connections or reference clock.

    I would also like to ask some clarification, in your schematic you have PHY1(Address 1) and PHY2(Address 9) and you mention that PHY1 has packet error problem. However, the 1st image that you have shared says Device 2(EtherCAT) has issues. I just want to confirm that its PHY1 that is showing problems.

    -Regards
    Aniruddha
  • 0 in reply to Aniruddha Khadye
    Intellectual 840 points

    Hi Aniruddha,

    PHY1 and PHY2 used the same magnetics and 25mHz crystal.We only use one slave. PHY1 is always error.PHY2 is normal.

    By the way, we do not think the problem is on PHY. We think the PRU0 pin caused the error of PHY1.Because the two phy have the same design and the PHY2 is normal.

    I judge that it has nothing to do with the PHY configuration program, because the program has not run to the part program of PHY configuration , and the RX_ER pin of PHY1 has already had error output.

    This was my post on the sitara section, which has a lot of information for you to refer to.It's too late for you to take part in the discussion.

    https://e2e.ti.com/support/processors/f/791/t/793270

    This is a problem I've solved about DP83822 and AM335x.I hope that it can give you a clue!

    https://e2e.ti.com/support/interface/f/138/p/747765/2766358?tisearch=e2e-sitesearch&keymatch=DP83822%20ICEv2#2766358

    Best Regards,

    Andy Zhou

  • 0 in reply to Aniruddha Khadye
    Intellectual 840 points

    Hi Aniruddha,

    We replaced DP83822 with TLK105 on my board.The pins (PFBOUT,PFBIN1,PFBIN2) are changed for Single Supply Operation in TLK105. http://www.ti.com/lit/an/snla262/snla262.pdf  Nothing has changed in the program.

    Now both PHY1 and PHY2 work well.This proves that our hardware design of the network and program are no problem. The combination of DP83822 and PRU0 of AM335x has problem and you never tested it.

    We just wanted a reason to justify why the combination of tlk105 and PRU0 is ok but the DP83822 not.

    The TLK105 is not recommended for the new designs.But the substitute product DP83822 may have problem.

    Best Regards,
    Andy Zhou

  • 0 in reply to Andy Zhou(Zhou Hong Kun)
    TI__Mastermind 18425 points

    Hi Andy,

    We might need to get register settings from both PHY1 and PHY2 to see what is the difference. Before we debug further, can you share the part number and datasheets(if possible) for the crystal and magnetics. I understand that they are the same but I want to check if there is any marginality which might be affecting one PHY and not the other.

    -Regards

    Aniruddha