Hi Team,
Please allow me to clarify two things about Channel Register, REG 0x01 [0] : SIG_DET_LOSS_INT.
Q1). Is this bit also cleared at READ ?
Q2). Would this bit be always set at the first valid signal input ? Or, Could this bit be set at the first valid signal input ?
Best Regards,
Kawai