Hello. Looking at the design options with redudant ethernet connection using this IC. It would probably be per diagram 2.8 in this document:
http://www.ti.com/lit/an/snla086b/snla086b.pdf
I'd like to understand the behavior of the RX_ER_A and RX_ER_B when primary link (A) is broken (cable disconnect) or back up link is broken on Figure 12 (top) in order to properly wire it to the processor MII port that only has single RX_ER signal.
Thank you.