This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS110DF111: We use SigCon Architect to program the DS110DF111EVM. The CDR locked.

Part Number: DS110DF111

We use SigCon Architect  to program the DS110DF111EVM. In the User's Guide, we can see the page

But we got the page like this, please help check, thanks!

  • Hi, Sherry,



    Unfortunately, the picture which you upload is invisible.



    Would you please describe the problem if possible?



    Regards

    Liang
  • Hi Sherry,

    It looks like there is a signal present at both retimer inputs, but the CDR did not lock.

    Here is some additional information to help debug the issue.

    1. Schematic

    2. Input Datarate

    3. Any non-default register programming implemented in the application.

    Regards,

    Lee

  • Hi,

    In the course of using, the circuit is the same as the one shown below. 

    Data rate is 5G,Four tablets were used in our practical application.

    I want to know,

    1、can these four pieces be synchronized?

    2、What should I pay attention to in the process of register configuration?

    3、Does the chip need to be placed on both sending and receiving sides when it is used?

  • Hi,

    1. Multiple retimers can be used in the same application.

    2. Register configuration is important, especially since you are not using the default datarate some programming will be required.

    3. The channels are independent.  They do not need to run together.

    I would recommend using the following page to setup the retimer.  You will need to input the exact datarate into the VCO frequency box for your application.

    Here are the registers in the 0x60-0x64 range which get updated.  Also note I changed the Rate/Subrate setting in the picture above.

    Regards,

    Lee