Hi,
Is it recommended to void the reference plane underneath the coupling caps connected to OUT0 P/N for more optimal SI? It is a 12 layer board.
Thank You.
Mitch
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
Is it recommended to void the reference plane underneath the coupling caps connected to OUT0 P/N for more optimal SI? It is a 12 layer board.
Thank You.
Mitch